Cadence Signoff solutions empower Samsung foundry’s breakthrough on 5G networking SoC design
Cadence has announced that Samsung foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence Quantus extraction solution and Tempus timing solution. This accomplishment marks a turning point for Samsung foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus implementation system, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimising resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilised Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus extraction solution and Tempus timing solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of foundry design technology team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus extraction solution and Tempus Signoff solution played a pivotal role in enabling Samsung foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus extraction solution and Tempus timing solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design strategy, enabling customers to achieve SoC design excellence. For more information, please visit https://www.cadence.com/go/signoffsfcs.