Siemens expands Calibre for early design verification 

Siemens Digital Industries Software has announced a range of expanded electronic design automation (EDA) early design verification functionalities for its Calibre platform for IC physical verification. 

The new capabilities are engineered to help IC design teams and companies get to tape-out faster, and focus physical and circuit verification tasks by moving the identification, analysis, and resolution of complex IC and SoC physical verification issues into earlier stages of the design and verification flow.

Identification and resolution of issues earlier in the design cycle can help compress the overall verification cycle, but also provide more time and opportunity to improve final design quality, advised Siemens. By providing tuned check support for these early stage analysis, verification and optimisation strategies using qualified sign off requirements, design companies can streamline their design processes, improve designer productivity and reduce time to market.

The Calibre RealTime Custom and Calibre RealTime Digital software tools provide in-design, signoff-quality Calibre DRC for custom, analogue / mixed signal and digital designs. The Calibre RealTime interfaces provide direct calls to Calibre analysis engines running foundry-qualified sign off Calibre rule decks, helping to improve both design speed and quality of results by providing immediate feedback on design rule violations and recommended rule compliance. 

Calibre RealTime Digital now enables in-design fill with Calibre Yield Enhancer SmartFill, enabling designers to get foundry sign off fill from within their design cockpit. Calibre RealTime Custom has added the ability to automatically track DRC across multiple regions to enable multiple edits to be fixed, tracked and checked simultaneously.

Calibre nmDRC-Recon use model in Calibre RealTime Digital provides intelligent, automated analysis of immature and incomplete designs across blocks, macros, and full-chip layouts to methodically find and fix high-impact physical layout earlier in the design and verification flow. Extending the speed and designer debug gains already possible with the nmDRC-Recon use model, Siemens has now added the capability to flexibly “gray-box” out immature cells and blocks, yet still check DRC for interfaces to adjacent blocks or upper-level metal. Gray boxing further accelerates performance and improves designer debug productivity by supressing nuisance DRC, resulting in up to 50 per cent faster runtimes compared to nmDRC-Recon alone

Calibre nmLVS-Recon software provides intelligent, automated analysis of immature and incomplete designs for circuit verfication use models. With Calibre nmLVS-Recon software, a designer can efficiently perform short isolation (SI) to identify circuit errors. Short isolation mode in Calibre nmLVS-Recon does not require changes to design inputs or foundry rule decks and executes only the short isolation step of Calibre nmLVS. This can speed up LVS execution by up to 30 times, allowing designers to complete several iterations in a day whereas, previously, this might be an overnight execution, confirmed Siemens.

The Calibre nmPlatform tool suite is also differentiated in the EDA industry with its integration across all major IC design and layout implementation tools. This seamless integration enables design teams to easily run Calibre tools at the intellectual property (IP), block / macro and full-chip levels, all from their custom design or place and route design cockpit. Calibre viewing and debug capability can result in speed enhancements at all design stages. 

Latest News from Softei

This news story is brought to you by, the specialist site dedicated to delivering information about what’s new in the electronics industry, with daily news updates, new products and industry news. To stay up-to-date, register to receive our weekly newsletters and keep yourself informed on the latest technology news and new products from around the globe. Simply click this link to register here: Softei Registration