Simulation technology for RISC-V is available as free of charge ISS
To help developers test and develop software on a standard host x86 PC, Imperas Software has developed an instruction set simulator (ISS) based on its reference models of the Open HW Group’s processor RISC-V core IP.
The first release of riscvOVPsimCOREV ISS as the starting point for software development tasks of algorithm, application, and tool writing, can be configured for the OpenHW CORE-V processor IP portfolio, including the RTL-frozen CV32E40P (formally known as PULP RI5CY), the CV32E40S and CV32E40X, which are under development and also the upcoming CVA6-32/64 bit (formally known as PULP ARIANE). It will be extended over time to cover the future roadmap of CORE-V, says Imperas Software.
The main advantages of an ISS over a traditional hardware development platform are the ease-of-use features that help the programmer with debug, control and visibility of code running in simulation. With new processor IP cores, the ISS is an essential tool to support the development of software before silicon or hardware implementations are available. Many developers rely on a broad set of tools for software development that are packaged as an integrated development environment (IDE). Typically, an IDE includes utilities and supporting technologies such as compiler, debugger, ISS, and other productivity tools. To support integration with IDEs and other software design methodologies such as continuous integration and continuous deployment (CI/CD) platforms, riscvOVPsimCOREV has configuration and interface options such as debug port and trace, to ease integration.
riscvOVPsimCOREV is a free RISC-V reference model and simulator that includes a proprietary freeware license from Imperas, which covers free commercial as well as academic use. The simulator package also includes a complete open-source model licensed under the Apache 2.0 license, and is available for download now at github.
The reference model is licensed as closed source freeware, which allows distribution without monetary cost to the end user.
“Developers need more than just processor RTL to support high quality implementations,” says Silicon Labs’ Arjan Bink, chair of OpenHW Cores Task Group. “All embedded software is closely related to the IP core it will run on; thus, an accurate ISS reference model is essential for all HW and SW adopters. riscvOVPsimCOREV is the key starting point for the support of the OpenHW CORE-V cores by the ecosystem,” he continues.
“The defining goal of the OpenHW group is to deliver high quality open source IP cores, by leveraging the leading verification methodologies compatible with the established EDA commercial SoC design flows,” adds Rick O’Connor, president and CEO of the OpenHW Group. “To support our world class IP portfolio, the OpenHW working groups are enabling adoption with tools and software support for CORE-V processors. . . . riscvOVPsimCOREV will be the foundation reference to all software tasks.”
Imperas will present several technical talks including demonstrations with riscvOVPsimCOREV at the OpenHW Day on April 1st 2021.